Friday, 14 December 2012

7th Semester Question paper COMPUTER SYSTEM ARCHITECTURE,BPUT

Posted by Unknown  |  at  23:52 No comments

7th Semester Question paper

7th  Semester Question paper

BPUT


  • Biju Patnaik University of Technology ,BPUT, Rourkela Is a well-known and famous university in India.

  • Biju Patnaik University of Technology , BPUT , Rourkela has been established by an Act of the Assembly, Government of Odisha in June 2002. Engineering, Pharmacy, Architecture, M.Tech, Fashion designing and MCA and MBA degree etc. are the courses provided under this university.

  • You Can Download all previous year Semester question papers Of BPUT Here For Free.


previous year 7th  Semester Question paper COMPUTER SYSTEM ARCHITECTURE,BPUT


 

7th Semester Question paper

Registration No. :

Total number of printed pages—3.

B. Tech - FECE 6401

Seventh Semester Examination — 2011

COMPUTER SYSTEM ARCHITECTURE

Full Marks—70

Time: 3-Hours

1.       Answer Question No. 1 which is compulsory and any five from the rest.

The figures in the right-hand margin indicate marks.

Answer the following questions: 2x10

(a)    What do you mean by word aligned address?

(b)   What is the difference between Little-endian and Big-endian formats?

(c)    What do you mean by associativity of a cache mapping technique? What is the associativity of direct mapping technique?

(d)   With a suitable example define indexed addressing mode.

(e)   Represent binary number 1101.00101 in IEEE 75432 bit single precision standard.

(f)     What is the difference between Horizontal and Vertical organization of Microinstruction?

(g)    What is memory interleaving? How block transfer time reduces using inter leaving technique?

(h)   What are the different types of misses in cache? What do you mean by miss penalty?

(i)      What do you mean by push-down stack? What is the behavior of SP in push down stack?

(j)     What is the use of ORG and EQU directives in assembly language programming?

2.

(a)    With neat circuit diagram discuss the algorithm for restoring division. 5

(b)   Perform the following division using non-restoring method, A=1O1O1, B=00101, A ⁄B=?

3.

(a) Design 16 bit carry-look ahead adder from 4bit adders by using higher level block generate and propagate function and calculate the gate delay to generate C16 and S15. Compare these delays with ripple carry method for l6bit. 5

(b) What is Bit-Pair Recording method for fast multiplication? With Suitable example discuss how it works. Multiply these two signed 2’complement numbers using booth’s algorithm. A= 110101 B 001111.

4.

(a)    Draw a neat diagram and discuss three bus organization of the data-path.

(a)    Write the control sequence required to fetch and Execute ADD Instruction on the same. 5

(b)   With schematic diagram discuss the Micro-program control unit. Compare the performance of micro-programmed control and hardwired control. 5

5.

(a)    How page translation is performed in virtual memory organization? How using TLB the address translations can be performed faster? Discuss with suitable diagram. 5

(b)   For a virtual memory organization having 80 G Bytes of Virtual Memory and  1 G Bytes of Physical Memory and a page size of 4 Bytes. Find out the number of entries in the page table, Also find out the size of page frame field ¡n the page table. 5

6.

(a)    What is the role of mapping function in cache organization? Discuss the Direct Mapping technique in detail. Also discuss different cache writing algorithms. 5

A block set associative cache consists of a total of 64 blocks divided into 4-block sets. The main memory contains 4096 block, each consisting of128 words of 32bit each. Calculate how many bits are there in a main memory address also calculate how many bits are there in each of the TAG, SET and WORD Fields? 5

7.

(a)    What is the job of MMU in the memory system? What are the difference page replacement policies? Discuss them in detail. 5

(b)   In a memory hierarchy having Li and L2 cache with a hit rate of 0.9 and 0.85 respectively and access time on 3 nsec and li nsec respectively. If Average access time of main memory is 150 nsec then what is the average time of the memory system? 5

8. Write short notes on any two: 5x2

(a)    SDRAM

(b)   RAID Disk Array

(c)    RISC vs. CISC.

 

 

previous year 7th Semester Question paper COMPUTER SYSTEM ARCHITECTURE,BPUT 2011 Image Format


Seventh Semester Examination

0002

0003

PDF file of previous year question papers Of COMPUTER SYSTEM ARCHITECTURE Of BPUT,7th Semester Question paper 2011


Computer System Architecture

First Like us on Facebook to get all the Question, Job, exam, Career related updates.

For more Question Visit http://www.careerodisha.in/

About the Author

Write admin description here..

Get Updates

Subscribe to our e-mail newsletter to receive updates.

Share This Post

Related posts

0 comments:

© 2013 Career Odisha. WP Theme-junkie converted by BloggerTheme9
Blogger templates. Proudly Powered by Blogger.
back to top